A 0.18-$\mu $m current-mode asynchronous sigma-delta modulator design
نویسندگان
چکیده
منابع مشابه
A New Current-Mode Sigma Delta Modulator
In this paper, a alternative structure method for continuous time sigma delta modulator is presented. In this modulator for implementation of integrators in loop filter second generation current conveyors are employed. The modulator is designed in CMOS technology and features low power consumption (<2.8mW), low supply voltage (±1.65), wide dynamic range (>65db), and with 180khZ bandwidth. Simul...
متن کاملA Switched-Current Bandpass Delta-Sigma Modulator
An eighth-order switched-current bandpass delta-sigma modulator is described. Simulations indicate that our 1.2pm CMOS implementation will achieve a S N R of 90dB in the band 10 MHzk150 KHz when clocked at 40 MHz. The modulator makes use of a switched-current resonator based on the N-path technique and the resonator employs regulated-cascode current-copiers to simultaneously achieve high speed ...
متن کاملComparator Design for Delta Sigma Modulator
In wide band communication systems, low power and high speed ADCs forms the main building blocks. These ADCs are commonly seen in the front end of the radio frequency receivers. Comparators are used in these ADCs. A CMOS Comparator design, based on amplifier-push pull inverter circuit is elaborated in this paper, which is intended to be used as the 1-bit ADC required for the implementation of a...
متن کاملA Current-mode Continuous-time Sigma-delta Modulator based on Translinear Loop Principle
In this paper, a new approach for design of a fully differential second order current mode continuous-time sigma-delta modulator is presented. For circuit implementation, square root domain (SRD) translinear loop based on floating-gate MOS transistors that operate in saturation region is employed. The modulator features, low supply voltage, low power consumption (8mW) and high dynamic range (55...
متن کاملDesign of a Decimation Filter for Novel Sigma-delta Modulator
The steps involved in the design of decimation filter for high-resolution sigma-delta (ΣΔ) A/D converter are described. The design of a decimation filter is proposed that employs three stage – one Cascaded Integrator Comb filter (CIC) followed by two finite impulse response (FIR) filters. This approach eliminates the need for multiplication, requires a maximum clock frequency equal to the sampl...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES
سال: 2016
ISSN: 1300-0632,1303-6203
DOI: 10.3906/elk-1411-187